Q. Pan, “Technical Bottlenecks and Process Optimization Pathways for AI Chip Wafer Manufacturing under Advanced Semiconductor Nodes”, IJAETR, vol. 3, no. 2, pp. 76–79, Sep. 2026, doi: 10.54097/v1tq3e15.